"Design of Low Power Half Select Free 10T Static Random-Access Memory Cell."

Ashish Sachdeva, V. K. Tomar (2021)

> Home

Details and statistics

DOI: 10.1142/S0218126621500730

access: closed

type: Journal Article

metadata version: 2021-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/SachdevaT21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/SachdevaT21
Ashish Sachdeva, V. K. Tomar:
Design of Low Power Half Select Free 10T Static Random-Access Memory Cell. J. Circuits Syst. Comput. 30(4): 2150073:1-2150073:32 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.