"High Speed Implementation of a SHA-3 Core on Virtex-5 and Virtex-6 FPGAs."

Muzaffar Rao et al. (2016)

> Home

Details and statistics

DOI: 10.1142/S0218126616500699

access: closed

type: Journal Article

metadata version: 2021-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/RaoNGM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/RaoNGM16
Muzaffar Rao, Thomas Newe, Ian Andrew Grout, Avijit Mathur:
High Speed Implementation of a SHA-3 Core on Virtex-5 and Virtex-6 FPGAs. J. Circuits Syst. Comput. 25(7): 1650069:1-1650069:13 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.