"Design of Artificial Neuron Network with Synapse Utilizing Hybrid CMOS ..."

V. Keerthy Rai, R. Sakthivel (2020)

> Home

Details and statistics

DOI: 10.1142/S021812662050187X

access: closed

type: Journal Article

metadata version: 2020-10-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/Rai020
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/Rai020
V. Keerthy Rai, R. Sakthivel:
Design of Artificial Neuron Network with Synapse Utilizing Hybrid CMOS Transistors with Memristor for Low Power Applications. J. Circuits Syst. Comput. 29(12): 2050187:1-2050187:20 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.