"Design of Efficient Reversible BCD Adder-Subtractor Architecture and Its ..."

Praveena Murugesan, Thanushkodi Keppanagounder, Vijeyakumar Krishnasamy Natarajan (2016)

> Home

Details and statistics

DOI: 10.1142/S0218126616500766

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/MurugesanKN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/MurugesanKN16
Praveena Murugesan, Thanushkodi Keppanagounder, Vijeyakumar Krishnasamy Natarajan:
Design of Efficient Reversible BCD Adder-Subtractor Architecture and Its Optimization Using Carry Skip Logic. J. Circuits Syst. Comput. 25(7): 1650076:1-1650076:15 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.