default search action
"Design and Implementation of a Novel Bit-Parallel Systolic Multiplier Over ..."
Sudha Ellison Mathe, Lakshmi Boppana (2018)
- Sudha Ellison Mathe, Lakshmi Boppana:
Design and Implementation of a Novel Bit-Parallel Systolic Multiplier Over GF(2m) for Irreducible Pentanomials. J. Circuits Syst. Comput. 27(14): 1850228:1-1850228:22 (2018)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.