"Area Efficient Memoryless Reverse Converter for New Four Moduli Set {2n-1, ..."

Ritesh Kumar Jaiswal, Raj Kumar, Ram Awadh Mishra (2018)

> Home

Details and statistics

DOI: 10.1142/S0218126618500755

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/JaiswalKM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/JaiswalKM18
Ritesh Kumar Jaiswal, Raj Kumar, Ram Awadh Mishra:
Area Efficient Memoryless Reverse Converter for New Four Moduli Set {2n-1, 2n-1, 2n+1, 22n+1-1}. J. Circuits Syst. Comput. 27(5): 1850075:1-1850075:13 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.