"Hardware Efficient Hybrid Pseudo-Random Bit Generator Using Coupled-LCG ..."

Mangal Deep Gupta, Rajeev K. Chauhan, Sandeep Gulia (2023)

> Home

Details and statistics

DOI: 10.1142/S0218126623500391

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/GuptaCG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/GuptaCG23
Mangal Deep Gupta, Rajeev K. Chauhan, Sandeep Gulia:
Hardware Efficient Hybrid Pseudo-Random Bit Generator Using Coupled-LCG and Multistage LFSR with Clock Gating Network. J. Circuits Syst. Comput. 32(3): 2350039:1-2350039:24 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.