"A Complete Model for Glitch Analysis in Logic Circuits."

Ki-Seok Chung, Taewhan Kim, C. L. Liu (2002)

> Home

Details and statistics

DOI: 10.1142/S0218126602000367

access: closed

type: Journal Article

metadata version: 2024-12-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/ChungKL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/ChungKL02
Ki-Seok Chung, Taewhan Kim, C. L. Liu:
A Complete Model for Glitch Analysis in Logic Circuits. J. Circuits Syst. Comput. 11(2): 137-154 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.