"A Reconfigurable Modular Architecture to Exploit Word-Level Parallelism."

Daniel J. Carballo, Inmaculada Pardines, Marcos Sánchez-Élez (2009)

> Home

Details and statistics

DOI: 10.1142/S0218126609005630

access: closed

type: Journal Article

metadata version: 2023-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/CarballoPS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/CarballoPS09
Daniel J. Carballo, Inmaculada Pardines, Marcos Sánchez-Élez:
A Reconfigurable Modular Architecture to Exploit Word-Level Parallelism. J. Circuits Syst. Comput. 18(7): 1227-1241 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.