"A Fast Simulator in FPGA for LUT-Based Combinational Logic Circuits of ..."

Daniel Mealha Cabrita, Carlos Raimundo Erig Lima (2016)

> Home

Details and statistics

DOI: 10.1142/S0218126616500092

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/CabritaL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/CabritaL16
Daniel Mealha Cabrita, Carlos Raimundo Erig Lima:
A Fast Simulator in FPGA for LUT-Based Combinational Logic Circuits of Arbitrary Topology for Evolutionary Algorithms. J. Circuits Syst. Comput. 25(2): 1650009:1-1650009:23 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.