"Hardening FPGA-based Systems Against SEUs: A New Design Methodology."

Luca Sterpone, Massimo Violante (2006)

> Home

Details and statistics

DOI: 10.4304/JCP.1.1.22-30

access: open

type: Journal Article

metadata version: 2021-02-25

- view
  - electronic edition @ jcomputers.us (open access)
  - electronic edition via DOI (archived)
  authority control:
- export record
  dblp key:
  - journals/jcp/SterponeV06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcp/SterponeV06
Luca Sterpone, Massimo Violante:
Hardening FPGA-based Systems Against SEUs: A New Design Methodology. J. Comput. 1(1): 22-30 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.