"The complexity of VLSI power-delay optimization by interconnect resizing."

Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer (2012)

> Home

Details and statistics

DOI: 10.1007/S10878-010-9355-1

access: closed

type: Journal Article

metadata version: 2017-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jco/MoiseevKW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jco/MoiseevKW12
Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer:
The complexity of VLSI power-delay optimization by interconnect resizing. J. Comb. Optim. 23(2): 292-300 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.