"An efficient hardware accelerator for NTT-based polynomial multiplication ..."

Raziyeh Salarifard, Hadi Soleimany (2024)

> Home

Details and statistics

DOI: 10.1007/S13389-024-00357-1

access: closed

type: Journal Article

metadata version: 2024-07-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jce/SalarifardS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jce/SalarifardS24
Raziyeh Salarifard, Hadi Soleimany:
An efficient hardware accelerator for NTT-based polynomial multiplication using FPGA. J. Cryptogr. Eng. 14(2): 415-426 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.