"Verification of FPGA Layout Generators in Higher-Order Logic."

Oliver Pell (2006)

> Home

Details and statistics

DOI: 10.1007/S10817-006-9039-9

access: closed

type: Journal Article

metadata version: 2020-09-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jar/Pell06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jar/Pell06
Oliver Pell:
Verification of FPGA Layout Generators in Higher-Order Logic. J. Autom. Reason. 37(1-2): 117-152 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.