"Formal verification of SysML diagram using case studies of real-time system."

Sajjad Ali (2018)

> Home

Details and statistics

DOI: 10.1007/S11334-018-0318-5

access: closed

type: Journal Article

metadata version: 2020-08-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/isse/Ali18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/isse/Ali18
Sajjad Ali:
Formal verification of SysML diagram using case studies of real-time system. Innov. Syst. Softw. Eng. 14(4): 245-262 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.