"0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its ..."

Yohei Nakata et al. (2012)

> Home

Details and statistics

DOI: 10.2197/IPSJTSLDM.5.32

access: closed

type: Journal Article

metadata version: 2024-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ipsj/NakataOKY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipsj/NakataOKY12
Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi, Masahiko Yoshimoto:
0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its Testing Scheme. IPSJ Trans. Syst. LSI Des. Methodol. 5: 32-43 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.