"An Algorithm for Diagnosing Transistor Shorts Using Gate-level Simulation."

Yoshinobu Higami et al. (2009)

> Home

Details and statistics

DOI: 10.2197/IPSJTSLDM.2.250

access: closed

type: Journal Article

metadata version: 2020-09-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ipsj/HigamiSTKT09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipsj/HigamiSTKT09
Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kobayashi, Yuzo Takamatsu:
An Algorithm for Diagnosing Transistor Shorts Using Gate-level Simulation. IPSJ Trans. Syst. LSI Des. Methodol. 2: 250-262 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.