"A Processor Utilization Model for a Multiprocessor Computer System."

Richard E. Nance, U. Narayan Bhat (1978)

> Home

Details and statistics

DOI: 10.1287/OPRE.26.5.881

access: closed

type: Journal Article

metadata version: 2020-03-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ior/NanceB78
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ior/NanceB78
Richard E. Nance, U. Narayan Bhat:
A Processor Utilization Model for a Multiprocessor Computer System. Oper. Res. 26(5): 881-895 (1978)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.