"A reconfigurable 4-GS/s power-efficient floating-point FFT processor ..."

Xing Wei et al. (2019)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2019.02.008

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/WeiYLHYY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WeiYLHYY19
Xing Wei, Haigang Yang, Wei Li, Zhihong Huang, Tao Yin, Le Yu:
A reconfigurable 4-GS/s power-efficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition. Integr. 66: 164-172 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.