"Optimal asymmetrical back plane biasing for energy efficient digital ..."

Francisco Veirano, Lirida A. B. Naviner, Fernando Silveira (2019)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2017.08.008

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/VeiranoNS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/VeiranoNS19
Francisco Veirano, Lirida A. B. Naviner, Fernando Silveira:
Optimal asymmetrical back plane biasing for energy efficient digital circuits in 28 nm UTBB FD-SOI. Integr. 65: 211-218 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.