"High-performance multiply-accumulate unit by integrating binary carry ..."

Jeyakumar Ponraj et al. (2023)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.102055

access: closed

type: Journal Article

metadata version: 2023-10-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/PonrajJVS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/PonrajJVS23
Jeyakumar Ponraj, R. Jeyabharath, P. Veena, Tharumar Srihari:
High-performance multiply-accumulate unit by integrating binary carry select adder and counter-based modular wallace tree multiplier for embedding system. Integr. 93: 102055 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.