"Novel logic and memory synthesis algorithm for Memristive Hardware ..."

L. S. Ng, K. Y. Phan, Patrick Wan Chuan Ho (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2024.102140

access: closed

type: Journal Article

metadata version: 2024-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/NgPH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/NgPH24
L. S. Ng, K. Y. Phan, Patrick Wan Chuan Ho:
Novel logic and memory synthesis algorithm for Memristive Hardware Description Language (HDL). Integr. 96: 102140 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.