"Wave-pipelined intra-chip signaling for on-FPGA communications."

Terrence S. T. Mak et al. (2010)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2010.01.002

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/MakSCL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/MakSCL10
Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung, Wayne Luk:
Wave-pipelined intra-chip signaling for on-FPGA communications. Integr. 43(2): 188-201 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.