"ALAMO: FPGA acceleration of deep learning algorithms with a modularized ..."

Yufei Ma et al. (2018)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2017.12.009

access: closed

type: Journal Article

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/MaSCVS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/MaSCVS18
Yufei Ma, Naveen Suda, Yu Cao, Sarma B. K. Vrudhula, Jae-sun Seo:
ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler. Integr. 62: 14-23 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.