"A pre-silicon logic level security verification flow for higher-order ..."

Yanbin Li et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2019.09.003

access: closed

type: Journal Article

metadata version: 2021-08-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/LiTLZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/LiTLZ20
Yanbin Li, Ming Tang, Yuguang Li, Huanguo Zhang:
A pre-silicon logic level security verification flow for higher-order masking schemes against glitches on FPGAs. Integr. 70: 60-69 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.