"An FPGA systolic array using pseudo-random bit generators for computing ..."

Dominique Lavenier (2000)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(00)00011-0

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/Lavenier00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Lavenier00
Dominique Lavenier:
An FPGA systolic array using pseudo-random bit generators for computing Goldbach partitions. Integr. 30(1): 77-89 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.