"An architecture for a VLSI FFT processor."

Joseph F. JáJá, Robert Michael Owens (1983)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(83)80004-2

access: closed

type: Journal Article

metadata version: 2021-07-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/JaJaO83
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/JaJaO83
Joseph F. JáJá, Robert Michael Owens:
An architecture for a VLSI FFT processor. Integr. 1(4): 305-316 (1983)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.