"A read-decoupled gated-ground SRAM architecture for low-power embedded ..."

Wasim Hussain, Shah M. Jahinuzzaman (2012)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2011.11.016

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/HussainJ12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/HussainJ12
Wasim Hussain, Shah M. Jahinuzzaman:
A read-decoupled gated-ground SRAM architecture for low-power embedded memories. Integr. 45(3): 229-236 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.