"Performance analysis of 4:1 MUX APUF Architecture Implemented on Zynq 7000 ..."

Kaveri Hatti, C. Paramasivam (2025)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2025.102379

access: closed

type: Journal Article

metadata version: 2025-03-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/HattiP25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/HattiP25
Kaveri Hatti, C. Paramasivam:
Performance analysis of 4:1 MUX APUF Architecture Implemented on Zynq 7000 SoC FPGA. Integr. 102: 102379 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.