"Testing CMOS combinational iterative logic arrays for realistic faults."

Dimitris Gizopoulos, Dimitris Nikolos, Antonis M. Paschalis (1996)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(96)00000-4

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/GizopoulosNP96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/GizopoulosNP96
Dimitris Gizopoulos, Dimitris Nikolos, Antonis M. Paschalis:
Testing CMOS combinational iterative logic arrays for realistic faults. Integr. 21(3): 209-228 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.