"Hardware designs for convolutional neural networks: Memoryful, memoryless ..."

Alexandre B. Z. de França et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.102074

access: closed

type: Journal Article

metadata version: 2024-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/FrancaOGN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/FrancaOGN24
Alexandre B. Z. de França, Fernanda D. V. R. Oliveira, José Gabriel R. C. Gomes, Nadia Nedjah:
Hardware designs for convolutional neural networks: Memoryful, memoryless and cached. Integr. 94: 102074 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.