"Design of joint reconfigurable hybrid adder and subtractor using FinFET ..."

D. Rebecca Florance, B. Prabhakar (2023)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2022.09.002

access: closed

type: Journal Article

metadata version: 2022-12-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/FloranceP23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/FloranceP23
D. Rebecca Florance, B. Prabhakar:
Design of joint reconfigurable hybrid adder and subtractor using FinFET and GnrFET technologies. Integr. 88: 32-42 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.