"High-level parameterizable area estimation modeling for ASIC designs."

Ville Eerola, Jari Nurmi (2014)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2014.01.002

access: closed

type: Journal Article

metadata version: 2022-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/EerolaN14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/EerolaN14
Ville Eerola, Jari Nurmi:
High-level parameterizable area estimation modeling for ASIC designs. Integr. 47(4): 461-475 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.