"A low-voltage MOS translinear loop, biased using FVF and its applications ..."

Aakriti Chhabra, Bhawna Aggarwal, Raj Senani (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.102092

access: closed

type: Journal Article

metadata version: 2024-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ChhabraAS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ChhabraAS24
Aakriti Chhabra, Bhawna Aggarwal, Raj Senani:
A low-voltage MOS translinear loop, biased using FVF and its applications in realizing square-rooter and squarer circuits. Integr. 94: 102092 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.