"On-chip implementation of a low-latency bit-accurate reciprocal square ..."

Cuauhtémoc R. Aguilera-Galicia et al. (2018)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2018.04.016

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/Aguilera-Galicia18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Aguilera-Galicia18
Cuauhtémoc R. Aguilera-Galicia, Omar Longoria-Gandara, Luis Pizano-Escalante, Javier Vázquez Castillo, Manuel Salim Maza:
On-chip implementation of a low-latency bit-accurate reciprocal square root unit. Integr. 63: 9-17 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.