"Improved PID controller design for unstable time delay processes based on ..."

B. Vanavil, K. Krishna Chaitanya, Ambati Seshagiri Rao (2015)

> Home

Details and statistics

DOI: 10.1080/00207721.2013.822124

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijsysc/VanavilCR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijsysc/VanavilCR15
B. Vanavil, K. Krishna Chaitanya, Ambati Seshagiri Rao:
Improved PID controller design for unstable time delay processes based on direct synthesis method and maximum sensitivity. Int. J. Syst. Sci. 46(8): 1349-1366 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.