"FPGA Implementation of an Improved Reconfigurable FSMIM Architecture Using ..."

Nitish Das, Aruna Priya P. (2019)

> Home

Details and statistics

DOI: 10.1155/2019/3727254

access: open

type: Journal Article

metadata version: 2021-04-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ijrc/DasP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijrc/DasP19
Nitish Das, Aruna Priya P.:
FPGA Implementation of an Improved Reconfigurable FSMIM Architecture Using Logarithmic Barrier Function Based Gradient Descent Approach. Int. J. Reconfigurable Comput. 2019: 3727254:1-3727254:17 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.