"A Design Methodology for Very Large Array Processors - Part 2: Pacube VLSI ..."

N. Venkateswaran et al. (1995)

> Home

Details and statistics

DOI: 10.1142/S0218001495000134

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijprai/VenkateswaranPDSSSS95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijprai/VenkateswaranPDSSSS95
N. Venkateswaran, S. Pattabiraman, J. Desouza, G. Sriram, R. Srinivasan, R. Sankar, G. Suresh:
A Design Methodology for Very Large Array Processors - Part 2: Pacube VLSI Arrays. Int. J. Pattern Recognit. Artif. Intell. 9(2): 263-301 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.