"FPGA design and implementation of an efficient FIR adaptive filter by ..."

C. S. Vinitha (2024)

> Home

Details and statistics

DOI: 10.1504/IJMC.2024.140249

access: closed

type: Journal Article

metadata version: 2024-11-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijmc/Vinitha24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijmc/Vinitha24
C. S. Vinitha:
FPGA design and implementation of an efficient FIR adaptive filter by adopting CSD based approximate distributed arithmetic architecture. Int. J. Mob. Commun. 24(2): 103-131 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.