"Field Programmable Gate Array based floating point hardware design of ..."

S. P. Joy Vasantha Rani, P. Kanagasabapathy, L. Suganthi (2009)

> Home

Details and statistics

DOI: 10.1504/IJISTA.2009.022688

access: closed

type: Journal Article

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijista/RaniKS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijista/RaniKS09
S. P. Joy Vasantha Rani, P. Kanagasabapathy, L. Suganthi:
Field Programmable Gate Array based floating point hardware design of recursive k-means clustering algorithm for Radial Basis Function Neural Network. Int. J. Intell. Syst. Technol. Appl. 6(1/2): 61-76 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.