Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Implementation of area-efficient AES using FPGA for IOT applications."

Muttuluru Sreekanth, R. K. Jeyachitra (2022)

> Home

Details and statistics

DOI: 10.1504/IJES.2022.10050476

access: closed

type: Journal Article

metadata version: 2022-09-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijes/SreekanthJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijes/SreekanthJ22
Muttuluru Sreekanth, R. K. Jeyachitra:
Implementation of area-efficient AES using FPGA for IOT applications. Int. J. Embed. Syst. 15(4): 354-362 (2022)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.