"FPGA implementation of fast square root algorithm with tunable accuracy."

Shyamali Mitra et al. (2022)

> Home

Details and statistics

DOI: 10.1504/IJES.2022.122068

access: closed

type: Journal Article

metadata version: 2022-05-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijes/MitraDSN22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijes/MitraDSN22
Shyamali Mitra, Arunasish Datta, Souradeep Sikdar, Mrinal Kanti Naskar:
FPGA implementation of fast square root algorithm with tunable accuracy. Int. J. Embed. Syst. 15(1): 61-68 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.