"Low-Latency, Small-Area FPGA Implementation of the Advanced Encryption ..."

Trang Hoang, Van Loi Nguyen (2013)

> Home

Details and statistics

DOI: 10.4018/JDST.2013010105

access: closed

type: Journal Article

metadata version: 2023-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijdst/HoangN13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijdst/HoangN13
Trang Hoang, Van Loi Nguyen:
Low-Latency, Small-Area FPGA Implementation of the Advanced Encryption Standard Algorithm. Int. J. Distributed Syst. Technol. 4(1): 56-77 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.