"Low-power, latch-based multistage time-to-digital converter in 65 nm CMOS ..."

Ramin Razmdideh, Mohsen Saneei (2018)

> Home

Details and statistics

DOI: 10.1002/CTA.2468

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/RazmdidehS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/RazmdidehS18
Ramin Razmdideh, Mohsen Saneei:
Low-power, latch-based multistage time-to-digital converter in 65 nm CMOS technology. Int. J. Circuit Theory Appl. 46(6): 1264-1271 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.