"A self-calibrated delay-locked loop with low static phase error."

Shao-Ku Kao, Hsiang-Chi Cheng, Jian-Da Lin (2016)

> Home

Details and statistics

DOI: 10.1002/CTA.2114

access: closed

type: Journal Article

metadata version: 2020-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/KaoCL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/KaoCL16
Shao-Ku Kao, Hsiang-Chi Cheng, Jian-Da Lin:
A self-calibrated delay-locked loop with low static phase error. Int. J. Circuit Theory Appl. 44(4): 929-944 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.