"Suppressing derivatives of selected variables in Verilog-A."

Zoltan Huszka, Kund Molnar (2019)

> Home

Details and statistics

DOI: 10.1002/CTA.2625

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/HuszkaM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/HuszkaM19
Zoltan Huszka, Kund Molnar:
Suppressing derivatives of selected variables in Verilog-A. Int. J. Circuit Theory Appl. 47(5): 805-811 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.