"Interlaced switch boxes placement for three-dimensional FPGA architecture ..."

Chun-Lung Hsu, Yu-Sheng Huang, Fong-Chao Lee (2012)

> Home

Details and statistics

DOI: 10.1002/CTA.739

access: closed

type: Journal Article

metadata version: 2020-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/HsuHL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/HsuHL12
Chun-Lung Hsu, Yu-Sheng Huang, Fong-Chao Lee:
Interlaced switch boxes placement for three-dimensional FPGA architecture design. Int. J. Circuit Theory Appl. 40(5): 489-502 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.