"A 1-bit full adder using CNFET based dual chirality high speed domino logic."

Sandeep Garg, Tarun Kumar Gupta, Amit Kumar Pandey (2020)

> Home

Details and statistics

DOI: 10.1002/CTA.2714

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/GargGP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/GargGP20
Sandeep Garg, Tarun Kumar Gupta, Amit Kumar Pandey:
A 1-bit full adder using CNFET based dual chirality high speed domino logic. Int. J. Circuit Theory Appl. 48(1): 115-133 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.