"A reconfigurable analog VLSI neural network architecture with non-linear ..."

Gian Marco Bo et al. (1998)

> Home

Details and statistics

DOI: 10.1002/(SICI)1097-007X(199805/06)26:3<307::AID-CTA14>3.0.CO;2-5

access: closed

type: Journal Article

metadata version: 2020-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/BoCVST98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/BoCVST98
Gian Marco Bo, Daniele D. Caviglia, Maurizio Valle, R. Stratta, Emanuele Trucco:
A reconfigurable analog VLSI neural network architecture with non-linear synapses. Int. J. Circuit Theory Appl. 26(3): 307-315 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.