"Gate-level body biasing for subthreshold logic circuits: analytical ..."

Domenico Albano et al. (2015)

> Home

Details and statistics

DOI: 10.1002/CTA.2016

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/AlbanoLTC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/AlbanoLTC15
Domenico Albano, Marco Lanuzza, Ramiro Taco, Felice Crupi:
Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines. Int. J. Circuit Theory Appl. 43(11): 1523-1540 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.